(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 21 March 2002 (21.03.2002)

PCT

(10) International Publication Number WO 02/22916 A1

(51) International Patent Classification7: H05K 3/07

C25F 3/14.

(21) International Application Number: PCT/SE01/01989

(22) International Filing Date:

18 September 2001 (18.09.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/233,421 0003326-6 18 September 2000 (18.09.2000) 19 September 2000 (19.09.2000)

(71) Applicant (for all designated States except US): OBDU-CAT AKTIEBOLAG [SE/SE]; Box 580, S-201 25 Malmö (SE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): PETTERSSON, Per [SE/SE]; Skyttelinjen 40, S-226 40 Lund (SE). BJAR-NASON, Bjarni [SE/SE]; Svärmarevägen 7, S-247 35 Sodra Sandby (SE). GUSTAVSSON, Mikael [SE/SE]; Serenadgatan 66, S-215 72. Malmö (SE). SJÖBERG, Jenny [SE/SE]; Erikstorpsgatan 9, S-217 54 Malmö (SE). XIE, Bin [SE/SE]; Uardavägen 14 B, S-224 71 Lund (SE). BIERINGS, Gust [NR/SE]; Norrevångsgatan 39 A, S-235 36 Vellinge (SE). FRENNESSON, Göran [SE/SE]; Rudeboksvägen 860, S-226 55 Lund (SE).


- (74) Agent: AWAPATENT AB; P.O. Box 5117, S-200 71 Malmö (SE).
- (81) Designated States (national): AE, AG, AL, AM, AT, AT (utility model), AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, CZ (utility model), DE, DE (utility model), DK, DK (utility model), DM, DZ, EC, EE, EE (utility model), ES, FI, FI (utility model), GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (utility model), SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TO).

Published:

with international search report

[Continued on next page]

(54) Title: METHOD OF ETCHING, AS WELL AS FRAME ELEMENT, MASK AND PREFABRICATED SUBSTRATE ELE-MENT FOR USE IN SUCH ETCHING



(57) Abstract: In a method of etching a substrate (1) having a surface layer (3) f conductive material, a circuit pattern is transferred to the surface layer (3) in a central surface area portion (4) of the substrate (1) by electrochemical etching. To prevent excessive current densities from forming at the periphery of the central surface area portion (4) during the etching step, a frame (9) adapted to attract electrical field is provided adjacent to the central surface area portion (4). The frame (9) can be part of a separate from element which is placed on the substrate (1) before the etching step, or be incorporated in a resist coating on the substrate (1). The frame (9) can be transferred to the resist coating by any suitable means, for example by photolithographic exposure through a mask with a snitable frame pattern. Alternatively, the frame (9) can be incorporated in a prefabricated substrate element, to which the circuit pattern is transferred in the etching step.

EST AVAILABLE COPY

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette. 10

15

20

25

30

METHOD OF ETCHING, AS WELL AS FRAME ELEMENT, MASK AND PREFABRICATED SUBSTRATE ELEMENT FOR USE IN SUCH ETCHING

Technical Field

The present invention generally relates to electrochemical etching of a substrate having a surface layer of conductive material.

Background of the Invention

Electrochemical etching is an established technique for pattern generation on substrates, e.g. in production of so-called PCB (Printed Circuit Board) or PWB (Printed Wire Board) as well as semiconductor wafers. In both cases, the substrate comprises a metal film adhered to a non-conductive base. Generally, a photosensitive resist coating is applied to the metal film, whereupon a lithographic process is used to transfer a desired pattern from a mask or master to the resist coating, thereby uncovering selected parts thereof. The electrochemical etching step is effected by imposing an electrical current in a conductive etchant between the substrate and an opposite counter electrode, the substrate and the counter electrode being connected to a common power supply as anode and cathode, respectively. During this etching step, the uncovered parts of the metal film are dissolved and the pattern is transferred to the metal film. This type of electrochemical etching is for example known from EP-A1-0 392 738, EP-A2-0 563 744, and WO98/10121.

One major challenge in electrochemical etching is to achieve a uniform etching process over the surface of the substrate, while maintaining a high production yield. This is especially difficult to achieve when etching large substrates. Typical dimensions of substrates or panels used for production of PCB/PWB are 610 x 457 mm, although other dimensions are also commonly used. The

2

combination of such a large area to be etched and thin metal films, typically 1-35 µm thick, makes the resistance distribution over the substrate of importance for the resulting etching process. Normally, the electrical current is supplied to the substrate at one or more contact areas at the periphery of the substrate. As a consequence, the resistance will increase towards the center of the substrate. The correspondingly decreasing current density towards the center will lead to a faster etching process at the periphery than at the center part of the substrate. This results in a non-uniformity of the etched pattern. In principle the same problem applies to thicker metal films. As the metal film becomes thinner during the process, the resistance from edge to center of the substrate will increase and lead to the abovedescribed non-uniformity.

10

15

20

25

30

35

The achievement of a high degree of uniformity in the etched pattern also calls for careful optimization of the geometry and dimension of the counter electrode, the alignment of the counter electrode with the substrate, and the distance between the counter electrode and the substrate. Further, a uniform current distribution around the periphery of the substrate should be ascertained, necessitating many and/or large contact areas. Such optimization is difficult to combine with mass production at high throughput.

The uniformity of the etched pattern is also affected by the pattern layout, i.e. if the degree of exposed metal differs over the surface of the substrate, since areas with a high degree of exposed metal will exhibit a slower etching process than areas with a small degree of exposed metal.

The above problems are also evident in the production of semiconductors. Although the substrate in general has a smaller surface area, the number of individual circuits is very large and the metal film is very thin, typically 300 nm-3 µm. Therefore, the resistance distri-

3

bution from edge to center of the substrate can influence the uniformity of the electrochemical etching process. Summary of the Invention

The object of the invention is to solve or alleviate some or all of the problems described above. More specifically, the invention should allow for production of etched items at an industrial scale with high quality, also based on substrates that have large surface areas and/or are provided with thin metal films.

This object is achieved, at least partially, by the method, frame element, mask and prefabricated substrate element as set forth in the appended claims.

10

15

20

25

By providing the frame adjacent to the central surface area portion to be etched, in accordance with the invention, it is possible to reduce or eliminate edge effects, i.e. prevent high current densities from forming at the periphery of central surface area portion, by the frame attracting any excess electrical field formed thereat. Such excess electrical field can be formed when the cathode is larger than the surface area portion to be etched or when the cathode is misaligned therewith. Thus, the frame provides for the use of one and the same counter electrode with different pattern layouts and substrate dimensions.

When properly designed, the frame is also capable of protecting the underlying surface layer such that an electrical current led into the surface layer during the etching step is evenly distributed around the periphery of the substrate. Thus, such a frame is capable of forming a shielded "distribution zone" in the underlying surface layer, in which the electrical current is allowed to distribute evenly around the central surface area portion that is to be etched electrochemically. Hence, by providing the frame at the periphery of the substrate, a uniform current distribution over the circumference of the central surface area portion can be ascertained. Consequently, a more uniform etching process than here-

4

tofore can be effected. The provision of the frame also allows for simplified contacting of the substrate, i.e. the use of fewer and/or smaller contact areas than in prior art methods, which is of importance for mass production.

According to a first aspect of the invention, the frame is included in a separate, electrically conductive frame element that is placed over the substrate during the etching step. Thus, the frame element has a conductive surface facing away from the substrate, i.e. towards the cathode. Such a frame element will prevent high current densities from forming at the periphery of central surface area portion, by the conductive surface of the frame element attracting electrical field. The frame element will also form a shielded "distribution zone" in the underlying surface layer.

10

15

20

25

30

According to a second aspect of the invention, the frame is formed in the resist coating. Compared to the first aspect of the invention, the inventive method is simplified, in that the step of applying a separate frame is eliminated, while retaining the above-identified benefits of the frame. Further, compared to the first aspect, the amount of electrical power required for the etching can be reduced since the area of bare metal generally is smaller.

According to the second aspect of the invention the frame comprises part of the resist coating as well as the underlying metal layer.

According to the second aspect, the frame can be provided in the resist coating simultaneously with the circuit pattern. In the case of photolithography, the resist coating can be exposed through a mask containing a frame pattern, as well as the circuit pattern to be etched in the central surface area portion.

Alternatively, the circuit pattern can be included in a separate mask. It is also conceivable to provide, for patterning and subsequent etching, prefabricated substra-

5

10

15

20

25

30

35

5

tes with a resist coating incorporating the frame pattern. In another conceivable alternative, a laminate structure including a resist coating defining at least the frame is attached to the substrate before the etching step.

According to a preferred embodiment of the second aspect, the frame includes a field distribution portion, which is arranged adjacent to the central surface area portion and which has a field distribution pattern uncovering the underlying surface layer to a given degree of exposure, so as to prevent excessive current densities from forming at the periphery of the central surface area portion during electrochemical etching thereof. More specifically, the field distribution portion minimizes the formation of high current densities at the peripheral edge of the central surface area portion by attracting electrical field. Thus, the influence of any misalignment between the cathode and the central surface area portion is reduced, as well as the influence of the geometry of the cathode. By optimizing the degree of exposure of the underlying surface layer in the field distribution pattern, it is possible to control the etching rate at the peripheral edge of the central surface area portion. Preferably, the degree of exposure in the field distribution portion is in the range of about 30-90%, preferably about 50-90%. This has been found to yield a suitably uniform current distribution, i.e. a suitably uniform etching rate, over the surface of the substrate. With a degree of exposure exceeding about 90%, there is a risk that the underlying conductive surface layer is fully removed during the etching step, leading to an undesired loss of electrical contact at the peripheral edge of the central surface area portion. If the degree of exposure is too low, the electrical field might be concentrated to the edges of the central surface area portion, yielding excessive current densities thereat. For the purpose of providing a distribution zone, i.e. to

15

20

protect the underlying surface layer such that an electrical current led into the surface layer during the etching step is evenly distributed around the periphery of the substrate, the frame preferably has a circumferential periphery portion which uncovers the underlying surface layer to a degree of exposure in the range of about 0-60%, preferably about 0-50%. Normally, the periphery portion will have a degree of exposure near 0%, since there is little need for exposure in this part of the substrate. Any excess electrical field is primarily attracted to the exposed areas of the field distribution portion. However, for reasons of simplicity, the periphery region can have the same degree of exposure as the field distribution portion.

According to a further preferred embodiment of the invention, an internal frame structure is provided between individual circuits of the circuit pattern. In this internal frame structure the underlying surface layer is protected such that an electrical current led into said surface layer during said etching step is uniformly distributed around the periphery of the individual circuits as well. Thus, the internal frame structure provides conductors in the central surface area portion to reduce any differences in electrical current within the circuit pattern during the etching step, and also to prevent any uncontrolled disconnection of individual circuits during the etching step. By proper design of the internal frame structure it is thus possible to distribute the current uniformly between individual 30 circuits, and balance the etching rate over the whole central surface area portion. The internal frame structure can be included in a separate, electrically conductive frame element that is placed over the substrate during the etching step, or be formed by forming a 35 pattern in the resist coating. In the latter case, the internal frame structure extends from the field distribution portion of the frame and has a field distri-

7

bution pattern uncovering the underlying surface layer to a given degree of exposure. By optimizing the degree of exposure, it is possible to balance the etching rate within the central surface area portion. It has been found that the degree of exposure of the underlying surface layer in the internal frame structure preferably is in the range of about 30-90%, preferably about 50-90%. With a degree of exposure exceeding about 90%, there is a risk that the underlying conductive surface layer is fully removed during the etching step, leading to an undesired loss of electrical contact within the central surface area portion. If the degree of exposure is too low, the electrical field might be concentrated to the: edges of the internal frame structure, yielding excessive current densities thereat. Such uncontrolled excessive current densities could lead to undesired and uncontrolled disconnection of individual circuits during the etching step.

10

20

It has been found that, for optimum performance, the uncovered portions of the field distribution pattern in the frame, as well as in the internal frame structure, should be essentially uniformly distributed. It has also been found that the uncovered portions of the field distribution pattern should have lateral dimensions of at 25 least about 100 μm, for the electrical field to adequately reach the underlying conductive surface layer through the uncovered portions. In one viable design of the field distribution pattern the uncovered portions are essentially circular, although other shapes could be used as 30 well. The uncovered portions may have any geometrical form as, e.g., the form of any polygon or ellipse.

In one simple embodiment, the field distribution pattern is a screen pattern. Such a pattern can easily be generated by e.g. a laser printer to produce a mask used in a lithographic process for transfer of a pattern to the resist coating on the substrate.

8

In a preferred embodiment, the inventive method includes the step of forming, in the field distribution pattern of the field distribution portion and/or the internal frame structure, covered portions having such a shape and lateral dimension that individual circuits adjacent to one end of these covered portions automatically are electrically disconnected after a given time during the etching step. In this embodiment, the conductive material underneath each such covered portion will form an electrical connector which will be dissolved by the undercut inherent in electrochemical etching, at a certain stage of the etching process. Such undercut occurs at least towards the end of the etching step, when the electrical field is concentrated to the remaining 15 portions of the uncovered surface layer. Thus, "electrical fuses" are integrated in the resist coating. By proper design of the field distribution pattern, selected parts of the central surface area portion can be automatically disconnected from the etching process after a 20 certain etching time. Adequate fuse function in the production of PCB/PWB has been ascertained with covered portions in the form of elongate structures having a lateral dimension of about 50-100 µm to 1-2 mm. For production of semiconductors, the covered portions could have a smaller lateral dimension.

Preferably the elongate structures have the form of triangles, such that the uncovered portions of the metal layer becomes wider towards the central surface area portion.

30 Brief Description of the Drawings

The invention will now be described in more detail with reference to the accompanying drawings, in which

Fig. 1 is a side view of an arrangement in electrochemical etching according to a first aspect of the invention;

35

Figs 2-3 are top views of substrates for use in electrochemical etching according to alternative embodiments of the first aspect of the invention; and

Figs 4-6 are top views of substrates for use in electrochemical etching according to alternative embodiments of the second aspect of the invention.

Fig 7 is an enlarged top view illustrating a further embodiment of the second aspect.

Fig 8 illustrates a further embodiment of the 10 present invention.

Fig 9 is an enlarged top view illustrating a further embodiment of the second aspect.

Description of Preferred Embodiments

Figs 1-3 show arrangements for use in a method of etching according to a first aspect of the invention. A substrate 1 having a base 2 of non-conductive material and a conductive metal film 3, is provided with a resist coating uncovering selected parts of the metal film 3 in a central circuit portion 4 of the substrate 1. Typi-20 cally, the resist coating in this central circuit portion 4 defines several individual circuits 5 (indicated as hatched areas in Figs 1-3). A counter electrode 6 is arranged in co-planar fashion with the substrate 1. A power supply 7 is connected to the electrode 6 and the metal film 3 to impose an electrical current through an etchant (not shown) between the electrode 6 and the substrate 1, thereby dissolving the uncovered parts of the metal film 3. A separate frame element 8 is placed in surrounding relationship to the individual circuits 5 in the central circuit portion 4. The frame element 8 which is made of conductive material, at least on the side facing the electrode 6, is connected to the power supply 7, to the same polarity as the metal film 3.

Fig. 2 shows a first frame construction, wherein the frame element 8 is designed to form a surrounding frame 9 around the central circuit portion 4. Between the individual circuits 5 the conductive metal film 3 is normally

10

fully exposed. The frame element 8 is used in a method of etching in which the resist coating is first applied to the metal film 3, whereupon the resist coating is removed in a defined pattern in the central circuit portion 4, thereby forming the individual circuits 5. This can be done in any conventional way, such as by photolithography, nanoimprint etc. Then, the frame element 8 is placed on the substrate 1 to provide the frame 9, whereupon the exposed parts of the metal film 3 is selectively dissolved in an electrochemical etching step. During this etching step, the frame 9 attracts excess electrical field, to thereby prevent excessive current densities from forming at the periphery of the central circuit portion 4. Additionally, the frame element 8 shields the underlying metal film 3 to form a distribution zone, in which the current led into the metal film 3 from the power supply 7 can be uniformly distributed around the periphery of the central circuit portion 4.

10

15

20

30

Fig. 3 shows a second alternative frame construction, in which the frame element 8 also includes an internal frame structure 10 covering at least partly the area between the individual circuits 5 in the central circuit portion 4. The frame element 8 of Fig. 3 provides for further shielded distribution of current around the periphery of the individual circuits 5, and allows for further balancing of the etching rate in the central circuit portion 4 during the etching step, by preventing excessive current densities from forming at the periphery of the individual circuits 5.

The arrangements of Figs 1-3 also provide for simplified contacting of the substrate 1. Only one small contact area 11 is necessary, due to the provision of the above-mentioned distribution zone underneath the frame 9. If the conductive frame element 8 is placed directly on the metal film 3 of the substrate 1, it is conceivable to contact both the frame element 8 and the substrate 1 in this contact area 11.

10

Figs 4-6 show arrangements for use in a method of etching according to a second aspect of the invention. Although not shown on the drawing, a similar arrangement as in Fig. 1 can be used for effecting the etching process. The second aspect is based on the basic insight that the frame 9, as well as the internal frame structure 10, can be integrated with the resist coating on the substrate 1. Therefore, the following description will focus on the design of the resist coating. Like Figs 2-3, Figs 4-6 show the substrate 1 before the etching step, wherein parts in Figs 4-6 corresponding to parts in Figs 1-3 have the same reference numerals.

In Fig. 4, the metal film 3 of the substrate 1 is provided with a resist coating. The resist coating is 15 patterned to define individual circuits 5 in the central circuit portion 4, as well as the frame 9 circumscribing this central portion 4. The frame 9 includes an outer periphery portion 9' which is designed to shield the underlying metal film 3, to thereby provide the distribution zone discussed above in relation to Figs 1-3. To 20 this end, the periphery portion 9' generally has a low degree of exposure of the underlying metal film 3, in the illustrated example about 20%. The frame 9 also includes a field distribution portion 9", which is designed to 25 attract excess field during the etching step, to thereby prevent any concentration of electrical current to the edges of the central circuit portion 4. To this end, the field distribution portion 9" generally has a degree of exposure of the underlying metal film 3 that is comparable to the average degree of exposure of the individual circuits 5, in the illustrated example about 50%. It should be noted that it is possible to use only one small contact area 11, shown as an uncovered area in the frame 9, since the current will be essentially uniformly distributed around the periphery of the substrate 1 in the metal film 3 underlying the frame 9, especially its periphery portion 9'. Thus, the design provides for ease

PCT/SE01/01989 WO.02/22916

12

of contacting the substrate 1, as well as a possibility to balance the etching rate over the substrate 1, even for substrates 1 having a large surface area.

Fig. 5 shows an embodiment similar to the one in Fig. 4, but for fact that the periphery and field distribution portions 9', 9" of the frame 9 have the same degree of exposure, in this example about 50%. In this case, one and the same frame pattern performs the dual function of attracting excess electrical field and forming a distribution zone for electrical current around the periphery of the substrate 1.

The embodiment of Fig. 6 resembles that of Fig. 4, but for the inclusion of an internal frame structure 10 which extends from the field distribution portion 9" and 15 between the individual circuits 5 in the central circuit portion 4. In this example, the internal frame structure 10 has the same degree of exposure of the underlying metal film 3 as the field distribution portion 9", i.e. approximately 50%. The design shown in Fig. 6 provides 20 for a uniform distribution of electrical current to the periphery of the individual circuits 5 during the etching step, with simultaneous attraction of excess field to prevent any concentration of electrical current to the edges of the internal frame structure 10. It should be noted that the internal frame structure 10 also could be incorporated in the embodiment of Fig. 5.

25

Fig. 7 shows a cut-out of a substrate embodying another feature of the invention. Here, the covered parts of the field distribution pattern, in this case of the 30 field distribution portion 9", are formed as elongate structures 12 extending between the periphery portion 9' and the central circuit portion 4. The structures 12 have such a lateral dimension, typically about 50-100 μm to 1-2 mm, that selected parts of the central circuit portion 4 are disconnected automatically after a given time during the etching step. More specifically, the uncovered metal film 3 between the structures 12 will be

13

dissolved comparatively early during the etching process, thereby forming "conductors" in the metal film 3 underlying the elongate structures 12. These conductors will also be dissolved, by the undercut inherent in the etching process, the time until such dissolution being determined by the shape and dimension of the elongate structures 12, as well as the local current density. It should also be noted that the very same design also allows for similar balancing of etching rate as the other embodiments shown in Figs 4-6.

10

15

20

25

30

35

Figure 8a is a perspective view of another embodiment of the invention. The embodiment of Fig. 8a also resembles that of Fig. 4. A substrate 2 is covered with a metal layer 3 on which a resist layer 21 is applied. A pattern is applied in the resist layer 21 to define a field distribution portion 9" as well as a periphery portion 9'. In this example, the degree of exposure of the underlying metal film 3 in the field distribution portion 9", is approximately 50%. The field distribution portion 9" exhibits a pattern with circular holes 20. The periphery portion 9' also exhibits a pattern with holes 22, which however are smaller and cover a smaller area than the holes in the field distribution portion. The holes 20, 22 are shown only on a small part of the frame. Also shown in fig 8a is the contact area 11 and a central circuit portion 4 with numerous separate circuits 5. The structure shown in fig 8 displays the situation after the etching has proceeded to such an extent that the surface layer has been etched through in the parts of the frame which are not covered by the resist layer. Thus, the situation shown in fig. 8b is when the metal layer in the holes just have been etched through but when there still remain metal in the central surface area. The metal layer in the central surface area is shown intact in fig. 8b but in reality the metal layer in the central surface area may be etched through in some places. In fig 8b the field distribution portion 9" is shown in more detail. In

10

15

20

25

30

35

fig 8b the resist layer in the field distribution portion has been removed from a small part to show the underlying metal layer in which holes 20 have been etched. However, there are still current paths 23 in the metal layer in the frame making electrical contact with the central circuit portion 4.

Fig. 9 shows a cut-out of a substrate embodying another feature of the invention. Here, the covered parts of the field distribution pattern, in this case of the field distribution portion 9", are formed as elongate structures 12 extending between the periphery portion 9' and the central circuit portion 4. The structures 12 have the shape of triangles which becomes more narrow in the direction towards the central surface area portion. They are typically about 200-1000 µm wide at their base, so that selected parts of the central circuit portion 4 are disconnected automatically after a given time during the etching step. More specifically, the uncovered metal film 3 between the structures 12 will be dissolved comparatively early during the etching process, thereby forming "conductors" in the metal film 3 underlying the elongate structures 12. It should also be noted that the very same design also allows for similar balancing of etching rate as the other embodiments shown in Figs 4-7.

In the method of etching according to the second aspect, the resist coating is first applied to the metal film 3, whereupon the resist coating is removed in a defined pattern in the central circuit portion 4, thereby forming the individual circuits 5. Typically, the frame 9, and optionally the internal frame structure 10, is formed simultaneously with the circuit pattern. The patterning can be done in any conventional way, such as by photolithography, nanoimprint etc. Subsequently, the uncovered parts of the metal film 3 are selectively dissolved in an electrochemical etching step.

If the resist coating is patterned by photolithography, the frame 9 can be printed on a transparent sheet

PCT/SE01/01989 WO 02/22916

15

forming a mask or master for use in the lithographic process. If desired, an internal frame structure and/or the circuit pattern can also be printed on the same mask.

Alternatively, the frame 9, and optionally the internal frame structure 10, can be incorporated in a laminate structure (not shown). Such a laminate structure is suitably attached to the metal film 3 of the substrate 1 in a separate step after the removal of the resist coating in a defined circuit pattern in the central circuit portion 4.

10

15

20

30

It is also conceivable to provide a prefabricated substrate element (not shown) having a surface layer of metal and an overlying resist coating, wherein the frame, and optionally the internal frame structure, is provided in the resist coating already on delivery. This prefabricated substrate element can then, in a simplified subsequent process, be provided with a circuit pattern and etched electrochemically.

It should also be noted that the first and second aspects can be combined, for example in that the internal frame structure 10 is formed in the resist coating, and that a separate frame element 8 is used to form the frame 9 around the central circuit portion 4. It is also conceivable to provide the frame element 8, on the side facing the electrode 6, with a resist coating having a 25 field distribution pattern similar to the one of the periphery portion 9' and/or the field distribution portion 9" as discussed above in relation to the second aspect.

It is also to be understood that the invention is applicable for production of any kind of circuitry, such as PCB/PWB, semiconductor wafers, LCD panels etc.

PCT/SE01/01989 WO 02/22916

16

CLAIMS

- 1. Method of etching, comprising the steps of applying a resist coating on a substrate (1) having a surface layer (3) of conductive material; removing the resist coating in a defined circuit pattern in a central surface area portion (4) of the substrate (1); and electrochemically etching said central surface area portion (1), thereby transferring said circuit pattern to said surface layer (3), characterized by the step of providing a frame (9) adjacent to said central surface area portion (4), said frame (9) being adapted to attract electrical field and thereby prevent excessive current densities from forming at the periphery of said central surface area portion (4) during electrochemical etching thereof.
- 2. Method according to claim 1, comprising the step of forming said frame (9) by forming a pattern in said resist coating:

15

20

25

30

- 3. Method according to claim 2, wherein the frame (9) includes a field distribution portion (9") being provided adjacent to said central surface area portion (4) and having a field distribution pattern uncovering said surface layer (3) to a given degree of exposure.
- 4. Method according to claim 3 or 4, wherein the degree of exposure of the surface layer in the field distribution portion (9") is in the range of about 30-90 %, preferably about 50-90%.
- 5. Method according to claim 3 or 4, wherein the frame (9) has a circumferential periphery portion (9') in which the underlying surface layer (3) is protected such that an electrical current led into said surface layer (3) during said etching step is uniformly distributed around the periphery of the substrate (1), wherein in said periphery portion (9') the underlying surface layer 35 (3) is preferably uncovered to a degree of exposure in the range of about 0-60%, most preferably about 0-50%.

17

6. Method according to any one of claims 2-5, comprising the step of forming at least one uncovered contact area (11) in the frame (9), the electrical current being led into said surface layer (3) through said contact area (11) during said etching step.

7. Method according to any one of claims 1-6, further comprising the step of providing an internal frame structure (10) between individual circuits (5) of said circuit pattern, wherein in said internal frame structure (10) the underlying surface layer (3) is protected such that an electrical current led into said surface layer (3) during said etching step is uniformly distributed around the periphery of the individual circuits (5).

10

20

25

- 8. Method according to claim 7, comprising the step of forming said internal frame structure (10) by forming a pattern in said resist coating.
 - 9. Method according to claim 7 or 8, wherein said internal frame structure (10) extends from the field distribution portion (9") and has a field distribution pattern uncovering said surface layer (3) to a given degree of exposure.
 - 10. Method according to claim 9 or 10, wherein the degree of exposure of the underlying surface layer in the internal frame structure (10) is in the range of about 30-90 %, preferably about 50-90%.
 - 11. Method according to any one of claims 3-10, wherein uncovered portions of said field distribution pattern are essentially uniformly distributed.
- 30 12. Method according to any one of claims 3-11, wherein uncovered portions of said field distribution pattern are essentially circular.
 - 13. Method according to any one of claims 3-12, wherein uncovered portions of said field distribution pattern have lateral dimensions of at least about 100 μm.

18

14. Method according to any one of claims 3-13, wherein said field distribution pattern is a screen pattern.

- 15. Method according to any one of claims 3-14, further comprising the step of forming covered portions (12) of said field distribution pattern having such a shape and lateral dimension that individual circuits (5) adjacent to one end of said covered portions automatically are electrically disconnected after a given time during said etching step.
- 16. Method according to claim 15, wherein said covered portions (12) are elongate structures having a lateral dimension of about 50-100 µm to 1-2 mm.

10

25

35

- 17. Method according to claim 1, wherein the step of providing the frame (9) includes placing a separate, electrically conductive frame element (8) over the substrate (1).
- 18. Method according to claim 7, wherein the step of providing the internal frame structure (10) includes
 20 placing a separate, electrically conductive frame element
 (8) over the substrate (1).
 - 19. Method according to any one of claims 1-18, wherein the step of providing the frame (9) includes attaching a laminate structure, which includes a resist coating defining at least the frame (9), to the conductive surface layer (3) of the substrate (1).
 - 20. Frame element for use in a method according to claim 17, which defines the frame (9) and has at least one surface made of conductive material (3), and which is adapted to overly said substrate (1) during the etching step, said surface facing away from said substrate (1).
 - 21. Frame element according to claim 20, which also defines the internal frame structure (10) used in the method according to claim 18.
 - 22. Mask for use in a method according to any one of claims 1-16, which is adapted to transfer a frame pattern to the resist coating on said surface layer (3), prefer-

PCT/SE01/01989 WO 02/22916

19

ably by means of photolithography, said frame pattern including at least said frame (9).


- 23. Mask according to claim 22, including a centrally located master pattern which in said transfer forms said circuit pattern in the resist coating.
- 24. Prefabricated substrate element comprising a surface layer (3) of conductive material and a resist coating overlying said surface layer (3), a central surface area portion (4) of said resist coating being adapted to receive a circuit pattern, characterized by a frame (9) including a field distribution portion (9") said field distribution portion (9") having a field distribution pattern, formed in the resist coating adjacent to said central surface area portion (4), uncovering said surface layer (3) to a given degree of exposure, thereby attracting electrical field and preventing excessive current densities from forming at the periphery of said central surface area portion (4) during said electrochemical etching step.
- 25. Prefabricated substrate element according to claim 24, wherein the frame (9) includes a circumferential periphery portion (9'), in which the underlying surface layer (3) is protected such that an electrical current led into said surface layer (3) during an 25 electrochemical etching step is evenly distributed around the periphery of the substrate element.

20


26. Prefabricated substrate element according to claim 24 or 25, further comprising an internal frame structure (10) which defines individual circuit-receiving 30 areas in said central surface area portion (4), said internal frame structure (10) protecting the underlying surface layer (3) such that an electrical current led into said surface layer(3) during said electrochemical etching step is uniformly distributed around the periphery of the individual circuit-receiving areas during electrochemical etching thereof.

20

27. Prefabricated substrate element according to claim 26, wherein the internal frame structure (10) has a field distribution pattern uncovering said surface layer (3) to a given degree of exposure, to prevent excessive current densities from forming at the periphery of the individual circuit-receiving areas during said electrochemical etching step.



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)

3/3




Fig. 9

INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 01/01989

A. CLASSIFICATION OF SUBJECT MATTER

IPC7: C25F 3/14, H05K 3/07
According to International Patent Classification (IPC) or to both national classification and IPC

B. PIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC7: C25F, G03F, H01L, H05K

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EPO-INTERNAL, WPI DATA, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Citation of document, with indication, where appropriate, of the relevant passages	Relevant to daim No.
JP 55058552 A (CHO LSI GIJUTSU KENKYU KUMIAI) 1980-05-01 (abstract) World Patent Index (online). London, U.K.: Derwent Publications, Ltd. (retrieved on 2001-04-02). Retrieved from: EPO WPI Database. DW198024, Accession No. 1980-42327C	1-27
JP 4044291 (FURUKAWA ELECTRIC CO LTD) 1992-05-27 (abstract) (online) (retrieved on 2001-04-02). Retrieved from: EPO PAJ Database.	1-27
JP 4168789 (KAWASAKI STEEL CORP) 1992-09-30 (abstract) (online) (retrieved on 2001-04-02). Retrieved from: EPO PAJ Database.	1-27
	JP 55058552 A (CHO LSI GIJUTSU KENKYU KUMIAI) 1980-05-01 (abstract) World Patent Index (online). London, U.K.: Derwent Publications, Ltd. (retrieved on 2001-04-02). Retrieved from: EPO WPI Database. DW198024, Accession No. 1980-42327C JP 4044291 (FURUKAWA ELECTRIC CO LTD) 1992-05-27 (abstract) (online) (retrieved on 2001-04-02). Retrieved from: EPO PAJ Database. JP 4168789 (KAWASAKI STEEL CORP) 1992-09-30 (abstract) (online) (retrieved on 2001-04-02).

	Further	documents	are	listed in	tho	continuation	of	Box	C.
--	---------	-----------	-----	-----------	-----	--------------	----	-----	----

X See patent family annex.

- Special estegories of cited documents:
- "A" document defining the general state of the art which is not considered to be of particular relevance
- "B" seriler application or patent but published on or after the internstional filing date
- *1." document which may throw doubts on priority claim(s) or which is died to establish the publication date of snother disdon or other special reason (as specified)
- "O" document referring to an ord disclosure, use, exhibition or other
- document published prior to the international filing date but later than the priority date defined
- later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance: the claimed invention cannot be considered movel or cannot be considered to involve an inventive step when the document is taken alone
- document of particular relevance: the claimed invention cannot be considered to involve an invanitve step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- '&' document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

1 2 -12- 2001

5 December 2001

Name and mailing address of the ISA/ **Swedish Patent Office** Box 5055, 8-102 42 STOCKHOLM Facsimile No. +46 8 666 02 86

Authorized officer

Ingrid Grundfelt/MP Telephone No. +46 8 782 25 00

Form PCT/ISA/210 (second sheet) (July 1998)

INTERNATIONAL SEARCH REPORT

International application No.
PCT/SE 01/01989

A A DOCUMENTS CONSIDERED TO BE DELEVANT				
	nt narrana	Relevant to daim No		
Current or document, with indication, where appropriate, of the feleva-	m hansakas	Relevant to claim No		
US 5126016 A (JOHN J. GLENNING ET AL), 30 June 1992 (30.06.92), column 3, line 9 - line 55, figure 3, abstract		1-27		
WO 2 4 11 17 17 17 17 17 17 17 17 17 17 17 17				
		·		
·				
2				
		·		
		}		
l .		I		
	ention). DOCUMENTS CONSIDERED TO BE RELEVANT Clistical of document, with indication, where appropriate, of the relevant	Citation of document, with indication, where appropriate, of the relevant passages		

INTERNATIONAL SEARCH REPORT Information on patent family members

06/11/01 | PCT/SE 01/01989

International application No.

Patent document cited in search report		Publication date	P	etent family member(s)	Publication date	
US 5126	016 A	30/06/92	JP JP JP	2003110 C 4304696 A 7032304 B	20/12/95 28/10/92 10/04/95	
				~~~~~~~~~		

Form PCT/ISA/210 (patent family amex) (July 1998)

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

### **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS

IMAGE CUT OFF AT TOP, BOTTOM OR SIDES

FADED TEXT OR DRAWING

BLURRED OR ILLEGIBLE TEXT OR DRAWING

SKEWED/SLANTED IMAGES

COLOR OR BLACK AND WHITE PHOTOGRAPHS

GRAY SCALE DOCUMENTS

LINES OR MARKS ON ORIGINAL DOCUMENT

REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

## IMAGES ARE BEST AVAILABLE COPY.

OTHER:

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.